Silicon On Sapphire

Please provide us with your specs quantity for an immediate quote.

Silicon on sapphire.

See bottom for more sos inventory. Silicon on sapphire sos is a hetero epitaxial process for metal oxide semiconductor mos integrated circuit ic manufacturing that consists of a thin layer typically thinner than 0 6 µm of silicon grown on a sapphire al 2 o 3 wafer sos is part of the silicon on insulator soi family of cmos complementary mos technologies. An improved silicon on sapphire structure and or device has one or more buffer layers. The deposition temperature is usually kept below 1050 deg c in order to prevent the autodeposition of aluminum from the sapphire substrate to the silicon layer.

Sapphire thickness 460 25um we have 400nm sos based on 460um dsp r sapphire if need ssp sos we have it with 600nm si on 460 25um ssp sapphire. The soi structure was created for the first time using sos. The formed sapphire ingots are cut at a 60º angle known as the r plane. Silicon on sapphire sos specification.

A first silicon oxide layer attached to the silicon to insure a perfect interface between. Natural sapphire tends to contain impurities so very pure sapphire crystal is grown in a controlled lab environment. Silicon on sapphire sos is another soi technology that has some further advantages for fabrication of cmos circuitry in microwave applications because of the low loss dielectric substrate. Typically high purity artificially grown sapphire crystals.

99 996 high purity monocrystalline al2o3 orientation. Our research client states. This plane reveals the oxygen atoms in. In an alternative embodiment the buffer layer comprises two layers.

600nm thick silicon deposited on on sapphire wafers have been used from research clients for their academic research metasurfaces. The desired silicon orientation is 100 which has been achieved on various sapphire orientations i e 1102 0112 1012. Wafers for metasurfaces research. In a first preferred embodiment the buffer layer is layer of silicon oxide material that prevents the stress induced defects in the silicon layer.